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THEMSFCCOMPLEMENTARYMETALOXIDESEMICONDUCTOR
(INCLUDINGMULTILEVELINTERCONNECTMETALLIZATION)
PROCESSHANDBOOK
SUMMARY
This report presents a description of the fabrication techniques, basic
materials used, and other necessary details to create Complementary Metal
Oxide Semiconductor (C-MOS) integrated circuits with metal gate. Descriptive
information has been included on the multilevel metallization technique and
procedure being applied at George C. Marshall Space Flight Center (MSFC).
Examples of C-MOS integrated circuits fabricated at MSFC are shown with their
functions and applications described. The detailed process is given with single
discrete P-MOS and N-MOS transistor configurations. Typical electrical
characteristics of both P-MOS and N-MOS discrete devices under given condi-
tions are provided.
Two procedures that can be used in the creation of the P-well necessary
for the N-MOS devices are ion implantation and diffusion. Special emphasis is
placed on the ion implantation technique since it is the method currently being
used at MSFC. Curves of silicon oxidations, boron oxide diffusions, boron
nitride diffusions, and SiO 2 etch rates are included. A general description of
MSFC design, mask making, packaging, and testing procedures is included.
This report demonstrates the capability of the Electronics Development
Division at MSFC in the field of C-MOS microelectronies from conceptual design
through final testing, including mask making, fabrication, and packaging. The
capabilities described in this report are being utilized in- (1) research and
development of new technology, (2) education of individuals in the various
disciplines and technologies in the field of microelectronics, and (3) fabrication
of many types of specially designed integrated circuits, which are not commer-
cially feasible in small quantities, for many in-house research and development
programs.
I. INTRODUCTION
The C-MOS process is a natural extension of the P-MOS process which
has been well established in the Design Techniques Branch of the Electronics
Development Division of the Electronics and Control Laboratory at MSFC/NASA.
The potential of complementary MOS logic is of considerable importance in
aerospace applications and battery operated digital computing equipment in
which low power dissipation is one of the prime objectives. Clockrates are,
however, generally less than 5 MHz. The art of integrating both P-MOS and
N-MOS devices on one chip is an established and exercised process at MSFC.
Detailed information helpful in processing either single or double level inter-
connect metallization has been included. A general description of MSFC design,
mask making, packaging, and testing procedures is also provided. Although
this report provides an explanation of the procedures from conceptual design to
final testing necessary for the fabrication of IC, the process itself is provided
in greater detail.
The description of the process, with illustrations included, will aid those
unfamiliar with processing to obtain a concept of the work and facilities required
to process one of the many types of IC. General descriptions of various other
aspects will help complete the overall picture of a complete MOS microelectronics
facility.
This report contains the C-MOS process being used at the present time
with an explanation of that process. The process itself is presented in great
detail to serve as a guide and aid to those attempting to establish a C-MOS
process. Included in this report are samples of research and development
C-MOS integrated circuits fabricated at MSFC. These examples demonstrate
a few of the numerous applications of C-MOS IC's.
II. MICROELECTRONICSCAPABILITY
The Microelectronics facility of the Electronics Development Division
possesses the total capability required to create an IC from conceptual design
through final testing of the packaged device prior to application. The various
steps involved in each of the necessary phases of creating an IC are described
in general with the exception of processing. Processing is described in greater
detail in later sections of this report.
A. ComputerAidedDesign
The design and artwork generation phase of the Large Scale Integration
(LSI) Computer Aided Design (CAD) System [1] is the first phase in the crea-
tion of an IC. To design a Large Scale Integrated Circuit (LSIC), the logic
necessary to perform the intended functions must be ascertained. Employing
2
Boolean algebra, the logic requirements are organized into a logic diagram.
Each of the Boolean functions can be performed electrically using a standard
cell which performs a given function such as the NAND or the NOR operation.
If these standard logic cells are electrically connected in a proper manner, the
original logic requirements will be satisfied. From the logic diagram and the
Standard Cell Notebook [2], a network interconnection list is developed and
punched onto computer cards. A large batch automatic layout (PR2D -- Place
and Route in Two Dimensions) computer program is executed using these cards
as input data. A data base consisting of the layout of the microcircuit with
input and output pads, power supply pad, and test devices is formed. This data
base is transferred into an interactive graphics computer system [3] and the
chip layout is displayed on the face of a cathode ray tube. The designer studies
the design in great detail and can make modifications to the design with the
graphics system. This data base can also be run as input data into logic simu-
lator computer programs to verify that the logic meets the designer's require-
ments. If the logic does not, the design phase is repeated until correct.
After the design phase has been completed, the mask artwork must be
generated. The automatic layout data are used as inputs into an Artwork
Computer Program. This program searches a library which contains all of the
mask data for the cells and, with another program, organizes connection
patterns and cell shapes into a data format compatible with the mask pattern
generation hardware. Before these data, in the form of a magnetic computer
tape_ are provided to the mask generation facility, the final circuit design is
carefully studied using the interactive graphics system to find any design errors.
The design phase from conception to artwork generation is generally accomplished
in 1 to 3 weeks.
B. MaskMaking
The making of photographic masks in the mask generation facility is the
second phase in the creation of an IC. In a temperature controlled clean room
environment [4] _ the CAD magnetic tape is loaded onto a computer which trans-
fers the circuit geometry information from the tape into exposures on a high
resolution photographic glass plate by means of a pattern generator. This 51 by
51 mm (2 by 2 in.') glass plate containing a magnified (10X) copy of the circuit
is then chemically developed. The quality of the circuit image is carefully
inspected under a microscope since this glass plate is used as the master from
which all circuit patterns on the final mask are reproduced. After inspection,
the master is aligned to a metal frame and cleaned. The master is placed in a
step and repeat camera system. In this system, the circuit pattern is reduced
by a factor of i0 as it is stepped and repeated in a precise X and Y array. This
X and Y array pattern is reproduced onto another 51 by 51 mm (2 by 2 in.) high
resolution photographic glass plate that is chemically developed. This final
copy is then carefully inspected under a microscope because this plate may be
used to contact print additional masks that will be used in the processing phase.
In some cases where low volume research and development circuits are to be
created, the final step and repeat copies are used directly as they are produced
without additional contact printing [5]. In the C-MOS process, seven to nine
different masks are used to define the necessary patterns. Each of these must
be made individually using the previously described process. Each mask of the
set is carefully inspected under a microscope for quality before it is provided
to the wafer processing facility. The mask generation phase from magnetic
tape to completed Set of masks is generally accomplished in 1 week.
C. WaferProcessing
The processing of the silicon wafers into integrated circuits is the third
phase in the creation of an IC. The C-MOS process is provided in the next
section with a general explanation of the procedures following. Before the wafers
are ready to be tested, the wafers are carefully inspected for processing defects.
The wafer processing phase from blank silicon wafer to finished circuit is
generally accomplished in 2 weeks for one processing run. Multiple runs are
sometimes required to create a specific number of properly functioning circuits.
D. Testing
The testing of the finished wafers for electrical and visual quality is the
fourth phase in the creation of an IC. Discrete testing is the first test performed.
The wafer is held in place on a chuck by a vacuum while small moveable probes
are placed on the bonding pads to make electrical connection. The discrete test
circuits are used to determine threshold (turn-on) voltage (VT) , drain leakage
current (IDss), drain-source breakdown voltage (BVDss), and transconductance
(gm). These tests are performed at five positions on the wafer to give an indica-
tion of the variation of the parameters across the wafer. The shift of the flatband
voltage (AVFB) is measured using a capacitance-voltage system which traces
curves of capacitance versus voltage before and after the wafers are subjected to
elevated temperature and voltage bias. This test indicates the worst-case, long-
term VT shift that should occur. Electrical test parameters are given in the
following Table.
TABLE. ELECTRICAL TEST PARAMETERS
Symbol MIN TYP MAX Units Conditions
VT
P-Channel -1.0 -1.8 -2.0 V ID= -!0 pA, VDS = -10 V
N-Channel +1.0 +1.5 +2.0 V ID= +10 _A, VDS= +10 V
IDSS
P-Channel (a) -2.0 -10.0 nA VDS = -10 V
N-Channel (a) +2.0 +10.0 nA VDS = +10 V
BVDs S
P-Channel -30 -32 (b) V VGS = 0, I D = -2 nA
N-Channel +25 +28 (b) V VGS = 0, ID = +2 nA
gm(c)
P-Channel 280 320 _S VDS = -10 V, ID = -1 mA
N-Channel 420 460 pS VDS = 10 V, ID = 1 mA
AVFB (a) 0.2 0.5 V Bias = +10 V, 573°K
(3000C) 300 s (5 min)
BVGs B (d) 75 100 (b) V
(a) Value approaches zero
(b) No upper limit on specification
(c) Width/length ratio assumed to be 6.7
(d) Destructive.
If the discrete devices meet the required specifications, dynamic testing
is performed. An algorithm generator and an automated wafer prober are used
to measure circuit behavior under simulated operating conditions. This test
involves simulating input signals and observing output signals on each circuit.
All input combinations are simulated, if possible. The properly functioning
circuits are isolated from the defective circuits by the automated wafer prober
using an inking technique which marks the defective circuits. The wafer is then
scribed with a diamond tipped scribe and rolled to separate the circuits into
individual chips or die. The properly functioning chips are then individually
cleaned and visually inspected to remove those chips which would have the
highest possibility of failure. The testing phase from discrete testing to visual
inspection is generally accomplished in 1 week for one processing run.
E. Packaging
The packaging [6] of the functional chips into individual packages is the
fifth phase in the creation of an IC. Together with electrical contacts, packaging
provides physical and environmental protection to the circuit. A suitable package
for the device's application, such as flatpacks, "TO" cans, or dual-in-lines, is
chosen for mounting the chip. The chip is attached inside the package by a
eutectic or epoxy bonding material. Electrical connections are then made from
aluminum bonding pads on the chip to the package's interior leads with small
diameter (0.018 to 0.025 ram) gold or aluminum wire. These interconnects
are made by either a thermocompression or an ultrasonic wire bonding process.
A cover is placed on the package and hermetically sealed. An inert gas, such
as nitrogen, is placed inside the package prior to sealing. The time required
for the packaging operation varies according to the complexity of the chip,
number of wires, and other factors. However, an estimate of 0.25 to 1.0 h per
packaged device is typical for low volume, specially designed LSIC.
F. FinalTesting
The final testing of the IC is the sixth and final phase in the creation of
the IC prior to application. The IC is dynamically tested again using a different
electrical connection applicable to the package to eliminate failures due to
packaging. The final testing phase is generally accomplished in 1 day for one
processing run. The IC is now ready for application.
I I I. EXAMPLESOFAPPLICATIONS
A. C-015
C-015 (Figs. 1 and 2) is a programmable (long period) one-shot. An
input oscillator (either EXTERNAL CLOCK or internal oscillator) establishes
an input time period. This time period is then multiplied (i. e., the frequency
is divided) by 3600. If, for example, a 60-Hz input frequency is used, then the
output of the -3600 stage has a period of 1 min. The -N stage divides this input
by N, where N is between 0 and 26-1 and is selected by a binary code of ones
and zeros (VDD and ground respectively) on the program lines. So with a 60-Hz
input, the output is N x ( 1 rain), where N is between 0 and 63. That is the output,
for a 60-Hz input, ranges from 0 to 63 rain with 1 min resolution. In use, the
OUT line is normally low, NOT OUT is normally high, and OUT PULSE is
normally low. A high-to-low transition on the START line causes OUT to go high
and NOT OUT to go low for the preseleeted time period. On the last half cycle
of the input oscillator, OUT PULSE goes high. On the high-to-low transition of
the end of the last cycle of the input oscillator, OUT PULSE goes low, OUT goes
low, and NOT OUT goes high. This is the end of the time period. START is
ignored during the timing period; ABORT is ignored during the idle period; and
Program lines are ignored during the timing period. A high-to-low transition
on the ABORT line during a timing period ends that timing period with OUT
PULSE, OUT, and NOT OUT behaving as in a normal end of a time period.
B. C-016
C-016 (Figs. 3 and 4) is a programmable, retriggerable (long period)
one-shot. It performs much like C-015 except that OUT PULSE and ABORT are
not available. In their places are START + OUT and NOT(START + OUT). In
addition, START is not ignored during a timing period. Instead, a high-to-low
transition on the START line at any time begins a timing period. That is, if a
timing period is in progress (i.e., OUT is high, NOT OUT is low), a high-to-
low transition on the START line reinitiates a timing period without changing the
states of OUT or NOT OUT. (Because of this, the program data for a retriggered
time period will be the same as for the previous time period because the program
lines are read only when OUT goes from low to high and OUT remains high during
retriggering.) The purpose of the START + OUT and NOT(START + OUT) lines
is to provide a minimum time period for a device controlled by the START line.
If a device should be on for a minimum of 5 rain, for example, and START may
be high for much less than 5 rain, then using START + OUT (with program lines
set to five with a 60-ttz input) to the circuit will assure a minimum of 5 rain
"on" time for the device.
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Figure 1. C-015 block diagram.
Figure 2. C-015 device chip.
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Figure 3. C-016 block diagrara.
Figure 4. C-016 device chip.
C. STAR
STAR (Fig. 5) is an acronym for Standard Transistor Array RadiX, which
means the circuit has a standard structure of transistors upon which a custom
metal pattern is placed to produce the desired circuit by connecting the needed
transistors. The MSFC STAR is being made in double metal.
This particular STAR circuit, designated SC101, contains approximately
384 devices plus discrete test transistors. This circuit is part of the decision-
making circuitry for a controller used in a demonstration solar house. The
inputs to the circuit consist of four inputs which are clocked in through flip-flops,
a clock, and two static inputs. The outputs are derived from combinational logic
circuitry and consist of four unique outputs and three outputs which are derived
by "ORing" two or three of the four unique outputs. Two of the four unique
outputs are fed back through internal flip-flops into the combinational logic
circuitry.
IV. C-MOSPROCESS
This section presents our C-MOS double metal process in detail, with
examples of test data sheets and notes of in-process measurement. Figures 6
through 31 depict the condition of both the test wafers and the device wafers after
each step. Initially seven wafers are used. Three of these wafers are to be
used for in-process test wafers (identified as #1, #2, and #7) with the remaining
four wafers to be used for active device wafers.
See Section V (Explanation of C-MOS Process) for a narrative on each
of the following steps.
Note: After each numbered step of the process, a notation will be found in
parentheses. This notation provides the wafers to be affected by this
step and also the condition of the test wafer at the beginning of this
step.
Example: (1-6,i,2 (N-) no oxide)Wafers 1 through6 willgo
throughthisstep. Testwafers1 and 2 (atthebeginning
ofthisstep)haveno oxideon them and arelightlydoped
N material.
Note: Typical exposure times, etch times, and some test values have
been provided, these are for reference purposes only.
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Figure 5. STAR device chip.
C-MOS BULK Si DOUBLE METAL
Process: 6-13-78
Mask I. D. : Processor:
Run I.D. : Date:
Starting Material: N-type, Phosphorous doped Si
5-8 Ohm-cm, <100> Orientation
Test Wafers: #i -- P-/N-
#2 -- N+/P-/N-
#7 --P+/N-
A. FIRST OXIDE
I. Initial clean (Fig. 6)
(1-6, 1,2(N-) no oxide)
a° ABS clean
TEST WAFER 1
DEVICE WAFER
(3-6)
TEST WAFER 2
Figure 6. Silicon wafer after initial clean
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2. First oxidation 600 nm (Fig. 7) 1423°K (1150°C) 50 mm tube
(1-6, 1,2(N-) no oxide)
ao 02 13.6 cm3/s 300 s (5 min)
b. H20 (boiling) 3600 s (60 min)
c. 02 13.6 cm3/s 900 s (15 rain)
d. N2 31 cm3/s 1200 s (20 min)
iiiii   i i i i i i i i iiiiii ii!i i i i i iiiiiiiiiiiiiiiiiiiiiiii iiiiiiiiiiiiiiiiiiiii
TEST WAFER 1
ii__iiii_iii_i_i__iiii_i___iii_i_iiiii_i_iiiii___iii___ii!ii___ii_ii___ii__i___iiii__i_i!
DEVICEWAFER
(3-6)
-,-,-°-.-,-.-o-,-o-°-,-°-°-,-.-.-.-.-,-.-°- .........................
:-:.:.:.:.:.:.:.:.:.:.:-:-:.:.:.:.:.:.:,:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:.:
TEST WAFER 2
Figure 7. Initial oxidation.
B. P-WELL ION IMPLANTATION
1. PR with Mask 1 (Fig. 8)
(3-6, first oxide)
a. Apply PR
b. Spin at 100 rps 15 s
c. Prebake in N2 at 333°K (60°C) 1800 s (30 min)
d. Align Mask 1
e. Expose with UV light 12 mJ/cm 2 t = (2-4) s
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f. Spray develop with PR developer 15 s
g. Spray rinse with PR rinse 15 s
h. Spin dry at 100 rps 15 s
i. Postbake in N2 at 413°K (140°C) 1800 s (30 min)
1. PR WITH MASK
a. APPLY PR
b. SPIN AT 100 RPS 15 s
c. PREBAKE IN N2 AT 343°K (70°C) 1800 s (30 MIN)
d. ALIGN MASK 1
e. EXPOSEWITH ULTRAVIOLET (UV) LIGHT 8 X
ULTRAVIOLET LIGHT
•
J_°°_* • =° eeee eeee _= ° oooo eeel .e •0 0 I
_ I , .. ,1. -...-,..-....... _
I . ..'.," I.'..'.," • .'. •
_ioij • • oOOeo• e°eo oe_ eO=oO°o°oe •
IPHOTORESISTi i I
f. SPRAY DEVELOP WITH PR DEVELOPING SOLUTION 15 s
g. SPRAY RINSE WITH PR RINSING SOLUTION 15 $
h. BLOW DRY WITH N2
i. POSTBAKE IN N2 AT 413°K (140°C) 1800 s(30 MIN)
Figure 8. Typical photoresist step°
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2. P-Well etch (Fig. 9/
(1-6, 1,2(N- / first oxide)
a. Etch #l, 2 in BOE atRT t= (300-420/ s
b. Etch #3-6 in BOE at RT t + 15 s
c. Rinse in H20 600 s (10 min)
i TESTWAFER1P--WELLTROUGH
:iliiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii:-I E
DEVICE WAFER
(3-6)
TEST WAFER 2
Figure 9. P-Well cutout.
3. PR strip
(3-6)
a. Strip PR in SP solution (freshly mixed) 300 s (5 min)
b. Rinse in I-I20 600 s ( 10 rain /
c. Blow dry with N2
4. Implant oxide 50 nm (Fig. 10) 1423°K (1150°C) 50 mm tube
(1-6, 1,2(N-) no oxide)
a. 02 13.6 cm3/s 600 s (I0 rain I
b. N2 31 cm3/s 900 s (15 rain)
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TEST WAFER 1
P-WELL TROUGH
DEVICE WAFER
(3--6)
I TEST WAFER 2 I
Figure I0. P-Well protective oxide.
5. Ion implantation 2.5 (I013)/cm2 (Fig. Ii)
(1-6, 1,2(N-) implant oxide)
a. Implant at 120 keV t = (12-15) s
_/////////////////////
TEST WAFER 1
DEVICE WAFER
(3-6)
_////////////////////_
TEST WAFER 2
Figure II. P-Well after ion implantation.
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6. Oxide strip (Fig. 12)
(1-6, 1,2(P-/N-) implant oxide)
a. Etch #1-6 in BOE to Si at RT t = .(300-420) s
b. Rinse in H20 600 s (10 min)
c. Blow dry with N2
YlIIIZIZII/Z//I///tl//I//I//IIIIIIIIIZ/_
TEST WAFER 1
YIIIIIIIIIIII]
DEVICEWAFER
(3-6)
/lllllllllI/llllllllllllllllllllllllllll.
TEST WAFER 2
Figure 12. P-Well before drive-in.
7. Wafer #7 preparation
(7(N-) no oxide)
a. ABS clean
8. Drive-in 520 nm (Fig. 13) 1423°K (1150°C) 50 mm tube
(1-7, 1,2(P-/N-), 7(N-)no o_ee)
a. O2 13.6 cm3/s 57600 s (16 h)
b. N2 31 cm3/s 1800 s (30 rain)
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_°°°°°°°°° , .............. %.
i_i__;_;__i_______i_i_i_i_i_____i_______i_i_i___i_____iii__i_i__i_i_iii____i_i_iiii__iii
DEVICEWAFER
(3-6) TESTWAFER1
_._.___._._._._._._._._._._._._________._.___._._._._._.___________._._._._._'_______._._
________:_:___:_____________________N_________:_:_:_________N_____:___:_:_:_:_:_:_:__
TEST WAFER 7
TEST WAFER 2
Figure 13. P-Well after drive-in.
C. P+ BORON DIFFUSION
I. PR with Mask 2
(3-6)
a. Apply PR
b. Spin at i00 rps 15 s
c. Prebake in N2 at 333°K (60°C) 1800 s (30 rnin)
d. Align Mask 2
e. Expose with UV light 12 mJ/em 2 t = (2-4) s
f. Spray develop with PR developer 15 s
g. Spray rinse with PR rinse 15 s
h. Spin dry at I00 rps 15 s
i. Postbake in N2 at 413°K (140°C) 1800 s (30 man)
2. P+ boron diffusion etch (Fig. 14)
(3-7, 7(N-) P-wen omde)
a. Etch #7 inBOE atRT t= (300-420) s
b. Etch #3-6 in BOE at RT t+15 s
c. Rinse in H20 600 s (10 min)
2O
P+ DIFFUSION CUTOUT
DEVICE WAFER TEST WAFER 2(3--6)
TEST WAFER 7
TEST WAFER 1
Figure 14. P+ diffusion cutout.
3. PR strip
(3-6)
a. Strip PR in SP solution (freshly mixed) 300 s (5 min)
b. Rinse in H20 600 s (10 rain)
c. Blow dry with N2
4. P+ boron diffusion (Fig. 15) 1253°K (980°C) 74 mm tube
(3-7,1,2(P-/N-)P-welloxide,7(N-)nooxide)
a. N2 (B203 source) 17 cm3/s 2400 s (40 min)
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BOROSILICATE GLASS
DEVICE WAFER
(3-6) TEST WAFER 2
BOROSILICATEGLASS
_///////////////////_
I
TESTWAFER1 ] TESTWAFER7
!
Figure 15. Boron P+ diffusion.
5. Borosilicate glass removal (Fig. 16)
(1-7, 1, 2(P-/N-) boron glass over P-well oxide,
7 (P+/N-) boron glass)
DEVICE WAFER
(3-6) TEST WAFER 2
_/////////////////////
TEST WAFER 1 .TESTWAFER 7
Figure 16. Borosilicate glass and oxide mask removal.
a. Etch #1-7 in BOE at RT 60 s (1 min)
b. Rinse in I420 300 s (5 min)
c. Etch #1-7 in Jacobson's etchant at 368°K (95°C) 3600 s (60 min)
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d. Rinse in H20 600 s (10 rain)
e. Etch #1-7 in BOE at RT 60 s (1 min)
f. Rinse in H20 600 s (10 rain)
g. Blow dry with N2
6. Resistivity check
(7(P+/N-) 25-35 m)
a. Measure R of#7
S
h 2: 3: (25-32) 4: 5:
D. N+ MASKING OXIDE
1. N+ masking oxide 200 nm (Fig. 17) 1173°K (900°C) 50 mm tube
(1-7, 1,2(P-/N-) P-well oxide, 7(P+/N-)no oxide)
a. O2 28 cmS/s 300 s (5 min)
b. H20 (boiling) 3600 s (60 rain)
c. O2 28 cm3/s 900 s (15 rain)
d. N2 31 cm3/s 1200 s (20 min)
(3-6) TEST WAFER 2
__._._._._._._._._._._._._._._._._._._._._._._._._._._._._._.;.;.;;'_'_;_________:_________________|
_77////////////A.
TESTWAFER1 TESTwAFER 7 ]
Figure 17. Grow N+ masking oxide.
E. N+ PHOSPHOROUS DIFFUSION
i. PR with Mask 3
(3-6)
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a. Apply PR
b. Spin at I00 rps 15 s
c. Prebake in N2 at 333°K (60°C) 1800 s (30 rain)
d. Align Mask 3
e. Expose with UV light 12 mJ/cm 2 t = (2-4) s
f. Spray develop with PR developer 15 s
g. Spray rinse with PR rinse 15 s
h. Spin dry at i00 rps 15 s
i. Postbake in N 2 at 413°K (140°C) 1800 s (30 rain)
2. N+ phosphorous diffusion etch (Fig 18)
(2-6,2(V-/N-) P-welloxide)
a. Etch#2inBOE atRT t= (300-420) s
b. Etch#3-6inBOE atRT t+15s
c. RinseinII20 600 s (10min)
N + DIFFUSION CUTOUTS
DEVICE WAFER TEST WAFER 2
(3-6)
[____:_:.:.:_:.:_::_:_:_:::_._._.::::_._.:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
_////////////////////_
I
TESTWAFER1 I TESTWAFER7
I
Figure 18. N+ diffusion cutout.
3. PR strip
(3-6)
a. Strip PR in SP solution (freshly mixed) 300 s (5 min)
b. Rinse in H20 600 s (10 rain)
c. Blow dry with N2
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4. Resistivity check
(2(P-/N-) 2000-2200_ /D)
a. Measure l_s of #2
(2000-
h 2: 3: 2200) 4: 5:
5. N+ phosphorous diffusion (Fig. 19) 1253°K (980°C) 74 mm tube
(1-7, I(P-/N-) P-well oxide, 2(P-/N-) no oxide,
7(P+/N-) N+ mask oxide)
a. 02 7.5cm3/s
N2 15cm3/s 300 s (5rain)
b. 02 7.5 cm3/s
N2 15 cm3/s
PH 3 (1% inAr) 3.9 cmS/s 900 s (15 rain)
c. 02 7.5 cm3/s
N2 15 cm3/s 300 s (5 min)
PHOSPHOSILICATEGLASS
N+ N+DIFFUSION PHOSPHOSILICATEGLASS
DEVICEWAFER TESTWAFER2
(3-6)
TEST WAFER 1 TEST WAFER 7
Figure 19. Phosphorus N+ diffusion.
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F. FIELD OXIDE
1. Strip oxide (Fig. 20)
(1-7, I(P-/N-) phosphorous glass over P-well oxide,
2(N+/P-/N-) phosphorous glass,
7(P+/N-) phosphorous glass over N+ masking oxide)
a. Etch #1-7 in BOE to Si at RT t = (300-420) s
b. Rinse in H20 600 s (10 min)
c. Blow dry with N2
DEVICE WAFER TEST WAFER 2
(3-6)
_////////////////////._
TEST WAFER 1 / TEST WAFER 7
Figure 20. Phosphosilicate glass removal.
2. Resistivity cheek
(I(P-/N-) 2000-2200 f2/O, 2(N+/P-/N-) 15-25 f2/O, 7(P+/N-) 50-100 f2/El
a. Measure R of #1
s
(2000-
1: 2: 3: 2200) 4: 5:
b. Measure R of#2S
1: 2: 3: (15-20) 4: 5:
c. Measure R of #7
s
i: 2: 3:.(80-i00) 4: 5:
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3. Field oxidation 400 nm (Fig. 21) 1173°K (900°C) 50 mm tube
(1-7, I(P-/N-), 2(N+/P-/N-), 7(P+/N-) no oxide)
a. 02 28 cm3/s 300 s (5 min)
b. H20 (boiling) 3600 s (60 rain)
c. 02 28 cm3/s 900 s (15 min)
d. N 2 31 cm3/s 1200 s (20 rnin)
DEVICE WAFER
(3-6) TEST WAFER 2
_i__i_iii__ii_iiii_i__iiiiii_i_ii_iiiiii_iiiiiii_ii_i_iiii_i_i__i_iii__iii__i_iiii_i____i_
///////////////////////////////////////_
TEST WAFER 1 TEST WAFER 7
Figure 21. Grow field oxide.
G. GATE OXIDE
I. PR with Mask 4
( 3-6, field oxide)
a. ApF!y PR
b. Spin at I00 rps 15 s
c. Prebake in N_ at 333°K (60°C) 1800 s (30 rain)
d. Align Mask 4
e. Expose with UV light 12 mJ/cm 2 t = (2-4) s
f. Spray develop with PR developer 15 s
g. Spray rinse with PR rinse 15 s
h. Spin dry at I00 rps 15 s
i. Postbake in N2 at 4130K (140°C) 1800 s (30 rain)
2. Gate oxide etch (Fig. 22)
(1-7, I(P-/N-), 2(N+/P-/N-), 7(P+/N-) field oxide)
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0° = (40-60)a. Etch #2, 7,1inBOE at 323°K (5 C) t s
b. Etch #3-6 in BOE at 323°K (50°C) t+5 s
c. Rinse in H20 600 s (10 min)
DEVICE WAFER
(3--6) TEST WAFER 2
_/////////////////////
TEST WAFER 1 TEST WAFER 7
Figure 22. Gate cutout.
3. PR strip
(3-6)
a. Strip PR in SP solution (freshly mixed) 300 s (5 min)
b. Rinse in I420 600 s (10 min)
c. Blow dry with N2
4. Gate oxidation 130 nm (Fig. 23) 1173°K (900°C) 50 mm tube
(1-7, I(P-/N-), 2(N+/P-/N-), 7(P+/N-) no oxide)
a. 02 28 cma/s 300 s (5 min) '
b. HCl:H20 (azeotropic, boiling) 3600 s (60 min)
c. 02 28 cma/s 900 s (15 rain)
d. N2 31 cma/s 1200 s (20 rain)
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DEVICE WAFER TEST WAFER 2
(3-6)
____;_______________;______:;:_:;_;__;_._________°__;_;_;;'_;______________________;°______;
"///////////////////////////////////////>
TEST WAFER 1 TEST WAFER 7
Figure 23. Gate oxidation.
5. Gate anneal 1423°K (1150°C) 50 mm tube
(1-7, I(P-/N-), 2(N+/P-/N-), 7(P+/N-) gate oxide)
a. N2 31 cm3/s 900 s (15 rain)
H. CONTACT ETCH
1. PR with Mask 5
(3-6)
a. Apply PR
b. Spin at i00 rps 15 s
c. Prebake in N2 at 333°K (60°C) 1800 s (30 rain)
d. Align Mask 5
e. Expose with UV light 12 mJ/cm 2 t = (2-4) s
f. Spray develop with PR developer 15 s
g. Spray rinse with PR rinse 15 s
h. Spin dry at I00 rps 15 s
i. Postbake in N2 at 413°K (140°C) 1800 s (30 rain)
2. Contact etch (Fig. 24)
(1-7, I(P-/N-), 2(N+/P-/N-), 7(P+/N-) gate oxide)
a. Etch #2, 7,1inBOE atRT t= (60-80) s
b. Etch #3-6 in BOE at RT t+15 s
c. Rinse in H20 600 s (10 min)
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HIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIlilIIIIIIIIIIII
DEVICEWAFER | TESTWAFER2
(3--6) /
///////////////////,
TEST WAFER 1 / TEST WAFER 7
Figure 24. Metal contact cutouts and gate thickness definition.
3. PR strip
(3-G)
a. Strip PR in SP solution (freshly mixed) 300 s (5 min t
b. Rinse in H20 600 s (I0 min t
4. Final resistivity check
(I(P-/N- t 2000-2200 _2/[3, 2(N+/P-/N- t 15-2512/O, 7(P+/N-) 80-150 _2/[:1)
a. Measure R of #1
s (2000-
1: 2: 3: 2200t 4: 5:
b. Measure R of #2
s
1: 2: 3: (15-20) 4. 5:
c. Measure R of #7
s
1: 2: 3: (80-120) 4: 5:
I. FIRST METALLIZATION
I. Pre-metal clean
(3-6)
3O
a. Etch #3-6 in HF solution at RT (freshly mixed) 60 s (1 min)
b. Rinse in H20 600 s (10 min)
c. Blow dry with N2
2. Dehydration 1173°K (900°C) 50 mm tube
(3-6)
a. N 2 31.cm3/s 600 s (i0 rain)
3. Metallization 0.5 pm (Fig. 25) 700 mPa (5 pm Hg)(3-6)
a. Magnetron sputter deposit 6061 A1 alloy
in argon with 120 s (2 rain) shutter
time at 3 A, 450 V 720 s (12 rain)
DEPOSITED ALUMINUM
DEVICE WAFER
(3-6)
Figure 25. Metal deposition.
4. PR with Mask 6
(3-6, first metal)
a. Apply PR
b. Spin at 100 rps 15 s
c. Prebake in N2 at 333°K (60°C) 1800 s (30 min)
d. Align Mask 6
e. Expose with UV light 9 mJ/cm 2 t = (1.5-3) s
f. Spray develop with PR developer 15 s
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g. Spray rinse with PR rinse 15 s
h. Spin dry at I00 rps 15 s
i. Postbake in N2 at 413°K (140°C) 1800 s (30 min)
5. Metal etch (Fig. 26)
(3-6, first metal)
a. Etch #3-6 inA1 etch at 313°K (400C) t= (60-75) s
b. Rinse in H20 600 s (10 min)
P--CHANNEL JMINUMELECTRODES
GATEOXIDE_
N-CHANNEL
GATEOXIDE
I /
p+-- _i
P-WELL
DEVICE WAFER
(3-6)
Figure 26. Metal etch.
6. PR strip
(3-6, first metal)
a. Strip PR in SCr solution at RT 1800 s (30 min)
b. Rinse in H20 600 S (10 min)
c° Blow dry with N 2
J. INTERMETAL OXIDE
1. Intermetal oxide 800 nm (Fig. 27) 673°K (400°C) Silox CVD
(2-6, 2(N+/P-/N-) no oxide)
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a. N2 320 cm3/s 300 s (5 rain)
b. N2 320 cm3/s
02 5.3 cm3/s
Sill 4 (4_ inAr) 6.4 cm3/s t= (1200-1500)s
c. N2 320 cm3/s 600 s (10 min)
INTERMETAL OXIDE
P-CHANNEL GATE OXIDE ALUMINUM ELECTRODES
N-CHANNEL
GATE OXIDE
P-WELL
DEVICE WAFER
(3-6)
Figure 27. Intermetal oxide.
2. PR with Mask 7
(3-6, intermetal oxide)
a. Apply PR
b. Spin at i00 rps 15 s
c. Prebake in N2 at 333°K (60°C) 1800 s (30 rain)
d. Align Mask 7
e. Expose with UV light 6 mJ/cm 2 t = (1-2) s
f. Spray develop with PR developer 15 s
g. Spray rinse with PR rinse 15 s
h. Spin dry at 100 rps 15 s
i. Postbake in N 2 at 413°K (140°C) 1800 s (30 min)
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3. Via etch (Fig. 28)
(2-6, 2(N+/P-/N-) intermetal oxide)
a. Etch #2 inBOE etch atRT t= (120-180) s
b. Etch #3-6 in BOE etch at RT t+60 s
c. Rinse in H20 600 s (10 min)
VIA FORINTERCONNECT
P-CHANNEL GATEOXIDE ALUMINUMELECTRODES
._-"'_ OXIDE
_:::::::.:.::...:.:..'.]
._':':':':':':':':':':':':':':':/tIIIIIII
::]LJ_LI:::iIIII II Iz.:.:,:.:.:.;.:
::_i I I:::l Jill II/:::::::::::::::
:::l___._t_i:::iI III :::::::::::::::::::::
:3 'N I I:::1 I ! I I I if:.:::::::::::::::::',
P+- ',! --N+
-- P-WELL
DEVICE WAFER
(3-6)
Figure 28. Intermetal oxide cutout.
4. PR strip
(3-6, intermetal oxide)
a. Strip PR in SCr solution at RT 1800 s (30 min)
b. Rinse in H20 600 s (10 min)
c. Blow dry with N2
K. SECOND METALLIZATION
1. Metallization 0.5 pm (Fig. 29) 700 mPa (5 pm Hg)
(3-6)
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a. Magnetron sputter deposit 6061 AI alloy
in argon with 120 s (2 min) shutter
time at 3 A, 450 V 720 s (12 rain)
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P-WELL
DEVICE WAFER
(3-6)
Figure 29. Second level metallization.
2. PR with Mask 8
(3-6, second metal)
a. Apply PR
b. Spin at i00 rps 15 s
c. Prebake in N2 at 333°K (60°C) 1800 s (30 rain)
d. Align Mask 8
e. Expose with UV light 9 mJ/cm 2 t = (I. 5-3) s
f. Spray develop with PR developer 15 s
g. Spray rinse with PR rinse 15 s
h. Spin dry at I00 rps 15 s
i. Postbake in N2 at 413°K (140°C) 1800 s (30 rain)
3. Metal etch (Fig. 30)
(3-6, second metal)
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a. Etch #3-6 inA1 etch at 313°K (40°C) t = (60-75) s
b. Rinse in H20 600 s (10 rain)
DEVICE WAFER
AL GATE C-MOSFET
Figure 30. Second level metal definition.
4. PR strip
(3-6, second metal)
a. Strip PR in SCr solution at RT 1800 s (30 rain)
b. Rinse in H20 600 s (I0 rain)
c. Blow dry with N2
5. Sinter second metal 743°K (470°C) 74 mm tube
(3-6, second metal)
a. N 2 40 cm3/s 900 s (15 rain)
L. PASSIVATION
1. Passivation oxide 800 nm (Fig. 31) 673°K (400°C) Silox CVD
(2-6, 2(N+/P-/N-) no oxide)
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a. N 2 320 cm3/s 300 s (5 rain)
b. N 2 320 cm3/s
02 5.3 cm3/s
Sill 4 (4_ inAr) 6.4 em3/s t= (1200-1500)s
c. N2 320 cm3/s 600 s (10 rain)
P-CHANNEL GATE OXIDE ALUMINUM ELECTRODES
PASSIVATION
OXIDE
INTERMETAL
)XIDE
NNEL
i!!ii GATEOXIDE
_![!
,r ".'.'.'.'o'.'.'o'.
_:i:i:i:!:i:i:i:i:i:i:i
iiiiliiiiiililiiiiiiii
+
p+ 'ELL
DEVICE WAFER
(3-6)
COMPLETED
AL GATE C-MOSFET
DOUBLE LEVEL METALLIZATION
Figure 31. Passivation.
2. PR with Mask 9
(3-6, passivation oxide)
a. Apply PR
b. Spin at I00 rps 15 s
c. Prebake in N2 at 333°K (60°C) 1800 s (30 rain)
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d. Align Mask 9
e. Expose with UV light 6 mJ/cm 2 t = (1-2) s
f. Spray develop with PR developer 15 s
g. Spray rinse with PR rinse 15 s
h. Spin dry at 100 rps 15 s
i. Postbake in N2 at 413°K (140°C) 1800 s (30 rain)
3. Passivation oxide etch
(2-6, 2(N+/P-/N-) intermetal oxide)
a. Etch #2 inBOEetch atRT t= (120-180) s
b. Etch #3-6 in BOE etch at RT t+15 s
c. Rinse in H20 600 s (10 min)
4. PR strip
(3-6, passivation oxide)
a. Strip PR in SCr solution at RT 1800 s (30 re_in)
b. Rinse in H20 600 S (10 rain)
c. Blow dry with N 2
M. ELECTRICAL TEST PARAMETERS
1st x 2nd Metal Testing: Drop-in x On-chip
Transistor Parameters
Wp _- (S0) ,m WN = (S0/ pm
Lp = (7.5) _m L N = (7.5) pm
Wafer #3 Wafer #4 Wafer #5 Wafer # 6
P N P N P N P N
i:
2:
VTCV) 3: (-1.5)(1.4) (-2.0) (1.8)
4:
5:
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Wafer #3 Wafer #4 Wafer #5 Wafer #6
P N P N P N P N
1:
2:
BVDss(V)3: (-3o) (25) (-32) (2s)
4:
5:
1-"
2:
gm (_S) 3. (280) (420) _
4:
5:
1"
2:
Bet_(A/W:B-_) -2E_!._)(5(10-4))(-5(_0-fi)
4:
5:
1:
2:
IDS S (nA) 3.: (-1) (1) (-2) (2)
4:
5:
1"
2:
BVGss(v) 3. (-so) (so) (-loo) (loo)
4:
5:
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Test Conditions
V T :VGs= i0 V, IDS = 10_A
BVDs S :VGs= 0 V, IDS = ipA
gm :VDs= I0 V, IDS = imA
IDSS :VDs= 10V, VGS= 0V
BVGs S :VDs= 0V, IGS = ipA
FunctionalTest Yield %
N. PROCESS TEST PARAMETERS
Wafer# Testing: CO17 Drop-in On-chip
SheetResistance
P+ P- N+
I: h i:
2: 2: 2:
3: (80-120) 3: (2000-2200) 3: (15-20)
4: 4: 4:
5: 5: 5:
Metalli zation Integrity
Via Second Metal Intermetal
C ontinuity Continuity Continuity
1: 1: 1:
2: 2: 2:
3: 3: 3:
4: 4: 4:
5: 5: 5:
4O
C-V Analysis
VFB at RT (V) Q (#/cm 2)ss
P N P N
I: i:
2: 2:
3: (-0.6to-0.8) (-0.8to-1.1) 3:(5-8 (10'°)) (5-8 (10'°))
4: 4:
5: 5:
VFB shift at RT (V) VFB shift after T&B (V)
1: 1:
2: 2:
3: (0to-0.1) (0to-0.1) 3: (-0.2to-0.5) (-0.2to-0.5)
4: 4:
5: 5:
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V. EXPLANATIONOFC-MOSPROCESS
An explanation of the concepts of and the reasons for the various seg-
ments of the MSFC process are presented as an aid to understanding this C-MOS
effort. A brief description of the facility requirements is provided. The two
ambients, room environment and water, to which the wafer is primarily exposed
during processing are critical to the electrical parameters and processing yields
of C-MOS IC's.
A. Water
The water used in the processing of C-MOS IC's is required to be
extremely free of contaminants and to exhibit an extremely high resistivity.
The production of the water for use in all processing steps at MSFC begins with
a high pressure steam source. Steam from this source is sent through a heat
exchanger to condense the steam into water which has approximately 3 ppm total
dissolved solids (tds) content. The water then passes through a 3-#m filter and
enters a two-bed (cation-anion) demineralizer where the water leaving has
approximately 1/2 ppm tds and 3 Mohm resistivity. A mixed-bed (cation-anion)
deionizer is then used to obtain water with approximately 1.4 ppm tds and
18 Mohm resistivity. Filtered through a 1-#m filter, the water enters another
mixed-bed deionizer which supplies water to the processing laboratory with an
extremely low particulate count and an extremely high resistivity.
B. Cleanroom
Processing of C-MOS IC!s must be performed in a cleanroom environ-
ment [8]. In a cleanroom the internal air pressure is positive with respect to
the exterior air pressure so that air leaks in the facility will not contaminate
the interior. The air is completely exchanged frequently with clean filtered air.
The temperature and humidity are controlled to approximately 294°K (21°C)
and 45 percent, respectively.
C. Wafers
Silicon wafers used in the MSFC fabrication facility are typically 38 mm
( 1.5 in. ) in diameter and from 0.25 to 0.30 mm (10 to 12 mils) thick. One
side of the wafer (active side) is mechanically and chemically polished while
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the other side is chemically etched to relieve stresses. The bulk material used
for this C-MOS process is <100> orientation single crystal silicon. Each wafer
has a <110> orientation flat to which the IC patterns are prealigned parallel and
perpendicular to the crystal planes. This alignment allows the IC's to be
separated accurately. All wafers are doped N-type with phosphorus ions to a
concentration of approximately 1 x 1015ions/cc and have a resistivity between
3 and 6 ohm-cm. Wafers to the previously given specifications may be ordered
from silicon wafer manufacturers.
D. P-WellMaskingOxide
The first procedure is to clean the wafers and prepare them for the
P-well masking oxide to be grown. The wafers are placed on a spinner where
they are sprayed with ethyl alcohol. While being sprayed, they are scrubbed
with a nylon bristle brush. They are then spun dry. This is the alcohol brush
spin (ABS) cleaning procedure.
The wafers are now prepared for oxidation by loading them into a quartz
carrier called a '%oat" and placing them into a quartz tube in an accurately
controlled, high temperature cylindrical furnace. Accurately controlled flows
of high purity gases from liquid or gas sources are injected into the furnace tube.
Oxygen reacts with the silicon to produce silicon dioxide on the surfaces of the
wafers. The oxygen atoms diffuse through the existing oxide layer to the
silicon-silicon dioxide interface where the oxidation occurs. Steam is used to
increase the rate at which the reaction occurs. Curves for growth rate of silicon
dioxide on silicon according to orientation, temperature, and atmosphere are
provided in Appendix B. The steam is produced by boiling DI water. Dry
oxygen is again used to produce a high quality silicon dioxide layer at the inter-
face between the silicon dioxide and the silicon. At the end of the oxidation
sequence, nitrogen is used to anneal the silicon dioxide by allowing the remaining
uncombined atoms of oxygen trapped in the silicon dioxide to react with the
silicon. The P-well masking oxide is used to protect the silicon in which a
P-well is not to be formed.
The wafers, immediately from the furnace, are placed on a rapid accel-
eration spinner where they are held on a chuck by a vacuum. Negative type
photoresist (PR), a light sensitive liquid plastic polymer, is applied to the
surface of the wafer from a dropper bottle. The wafer is rapidly accelerated
creating a thin coating of uniform thickness while the excess is removed by
"centrifugal" force. The coated wafers are then prebaked in an oven (purged by
nitrogen) to remove excess solvents and promote adhesion. Using mask 1, which
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has opaque and clear patterns, a mask aligner is used to align the mask to the
wafer within a 1/2 # tolerance. The mask aligner is equipped with a split-field
microscope which enables the operator to view both sides, left and right, of the
wafer simultaneously during alignment. The wafers are then exposed through
the mask with high intensity ultraviolet light using negative type PR. The PR
under the clear regions of the mask is polimerized during exposure, while the
other PR remains unpolimerized. This photographic process is commonly
termed, in the microelectronics industry, photolithography.
The unexposed photoresist is removed by spray developing and rinsing
using suitable solvents. The exposed photoresist, which was under the clear
areas of the mask, remains to protect the oxide during oxide etching to define
the necessary pattern. The wafers are then postbaked to remove most of the
remaining solvents, to harden the photoresist, and to ensure adhesion of the
photoresist to the wafer surface. They are now placed into a solution of
buffered oxide etchant (BOE) so that cutouts may be etched for the boron P-well.
The BOE etches away the unprotected silicon dioxide but does not rapidly attack
the silicon underneath. After the etch is completed, rinsing the wafers in DI
water removes the excess etching solution remaining on the surface. Since the
photoresist is no longer needed, it is removed in the SP solution. This solution
is rinsed away with water and the wafers are blown dry with nitrogen.
E. P-WellImplantationor Diffusion
Two methods of creating a P-well are by ion implantation and by diffusion.
Both methods have been used at MSFC, but ion implantation is preferred because
it requires less time and provides a P-well of more uniform resistivity from
wafer to wafer. However, both methods will be discussed.
Ion implantation is used to introduce a precisely controlled number of
P-type boron dopant ions into the exposed silicon surface, i.e., that portion of
the wafer which is not protected by the P-well masking oxide. The number of
ions implanted is controlled by the ion beam current and the implantation time,
and the depth of the implant is controlled by the acceleration voltage. The
implantation is made through a thin thermal oxide to protect the silicon surface
from the direct bombardment of the ion beam. This thin oxide, together with
the P-well masking oxide, is removed in BOE prior to the drive-in. The
implanted ions are then diffused into the silicon to the required depth in a high
temperature furnace while a layer of silicon dioxide is grown to prevent the
outgassing of the dopant, to deplete the dopant, and to form a masking oxide for
later diffusions. Virtually all of the implanted ions which are diffused into the
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silicon become electrically active during the diffusion. Therefore, the accuracy
of the doping concentration is limited only by the accuracy of the measurement
made by the ion dosage integrator during the implantation process.
The second method of creating a P-well is by diffusion and does not
require a thin oxide to protect the silicon surface. This technique utilizes boron
nitride (BN) wafers as dopant sources. The BN diffusion boat has slots in which
the silicon wafers are placed a fixed distance from the surface of the BN wafers.
Before a diffusion, the BN wafers must be oxidized to form boron oxide (B203)
on their surface. This B203 is the diffusion source for the P-well diffusion. For
a diffusion the boat is placed into a high temperature furnace where the B203 on
the BN wafers act as a source of boron ions which diffuse into the unprotected
silicon windows. A curve for the diffusion of BN is provided in Appendix C.
Nitrogen is used as the ambient gas to prevent the growth of an oxide on the
silicon which will prevent the diffusion. Some borosilicate glass is grown,
however, from the B203 and must be completely removed. The BOE will remove
most, but not all, of this oxide. Jacobson's etchant is used to soften the remain-
ing very thin, heavily boron doped glass so it can be etched away by the BOE.
The boron diffusion at this point is too highly concentrated for the P-well and
therefore some of the dopant ions must be removed. Boron lends itself nicely
to depletion during subsequent oxidations due to its segregation coefficient. By
carefully controlling the temperature of the furnace and the ambient used, the
proper amount of boron ions will be removed (entering the oxide and later
removed) and the remaining ions, when diffused into the silicon to a specified
depth, will give the correct dopant concentration for the P-well. This procedure
is more involved and time consuming _ohen compared with the ion implantation
procedure, but trying to initially dope the P-well lightly with diffusion techniques
generally yields nonuniform and nonreproducible results.
F. P+Diffusion
The photolithographic process is repeated using mask 2 to define the
areas where the P+ boron diffusion will take place. After the wafers are etched,
the photoresist is removed by the procedure previously given. The P+ diffusion
to form the source and drain regions of the P-MOS devices is similar to the
procedure given for the diffusion technique for obtaining a P-well. However,
no oxidations are used to deplete the boron concentration from the silicon
surface.
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G. DiffusionResistivityMeasurements
It is desirable to know the impurity concentration of the device wafer
after each diffusion or ion implantation step in the process. Therefore, after
removal of all protective oxides a resistivity measurement is made on a sample
wafer to determine the impurity concentration of that sample. Because the
sample and device wafers were subjected to the same diffusion (or ion implanta-
tion) conditions, the measured concentration of the sample wafer is taken to be
the doping level of the device wafer. The number of dopant ions present in the
wafer lattice directly affects the number of free electrons in the conduction band
and therefore the ability of the material to conduct current. The resistivity
readings therefore can be related directly to the doping level. These readings
are taken on the surface of the wafer and knowing the junction depth and assuming
a gaussian profile provide a good approximation to the concentration of the
dopant material.
H. N+DiffusionMaskingOxide
After the borosilicate glass (grown during the P+ boron diffusion) has
been softened and etched away, a thermal oxide is grown in a high temperature
furnace to act as a masking oxide during the N+ diffusion and to help remove
any residual borosilicate glass. The oxidation procedure is similar to the one
previously described in Paragraph D (P-Well Masking Oxide).
I. N+ Diffusion
The photolithographic process is repeated using mask 3 to define the
areas where the N+ phosphorus diffusion will take place. After the wafers are
etched, the photoresist is removed by the procedure previously given. The
wafers are then placed in a high temperature furnace where the N+ diffusion
occurs, which forms the source and drain regions of the N-MOS devices.
J. FieldOxide
At this step in the process, all of the oxides of various thicknesses are
removed by etching with BOE. This "etch back" process allows the growth of
clean high quality field oxide that will be generally of uniform thickness and
exhibit a uniform etch rate. The thermal oxide, which has a maximum thickness
of 400 nm over the N+ regions, is grown over the entire wafer.
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K. GateOxide
The photolithographic process is repeated using mask 4 to define the
areas where the gate oxide is to be grown. After the wafers are etched, the
photoresist is removed by the process previously given. They are rinsed,
blown dry, and placed in a high temperature furnace where the gate oxide is
grown. The furnace oxidizing atmosphere is a IICl-steam vapor produced by
boiling an azeotropic mixture of hydrochloric acid and water. This mixture
allows the use of a lower temperature furnace than could be used with dry
oxygen and also provides a gettering action against mobile ion contamination.
An excess amount (i0 to 15 percent) of gate oxide is grown which will be
removed later. This excess is removed because most of the mobile ion con-
tamination is in the top I0 to 15 percent of the oxide.
L. MetalContacts
The photolithographic process is repeated using mask 5 to define the
areas in which the metal will make contact to the diffusions. Mask 5 is aligned
to the pattern on the wafer. After the wafers are etched, the photoresist is
removed by the procedure previously given but omitting the drying step and
proceeding into the premetal clean. The wafers are etched during the premetal
clean to obtain a final gate oxide thickness between i00 and 105 nm.
M. Metallization
The wafers are cleaned immediately before deposition of metal which will
become the metal lines and bonding pads to interconnect the circuit. A direct
current, low power, hollow cathode sputtering system is used to deposit the
metal. This system is operated at 2-3 A and 350-450 V. The wafers are placed
on a rotating platform and the system is placed under a vacuum of 700/_Pa (5 nm
of Hg). The pressure is then raised to 700 mPa (5 _m of Hg) by a controlled
leak of argon gas. After shuttering the wafers from the deposition source for
2 rain, target metal is sputtered onto the wafers. Immediately after removal
from the me tallization system, the wafers go through the photolithographic
process again using mask 6 which is aligned to the pattern on the wafer. The
wafers are then etched in metal etchant to define the metal interconnect lines
in the circuits. After a water rinse, the photoresist is removed in a bath of
metal-compatible photoresist remover which does not significantly attack the
metal. The wafers are then given a final blow dry with N 2.
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In the case of aluminum metallization, if two (or more) levels of metal
interconnects are to be used then care must be taken to eliminate or reduce the
generation of hillocks (caused by electromigration) on the first level of metalli-
zation. The growth of hillocks on the first level of metallization will increase
the possibility of subsequent metal levels shorting to the first level metal due to
the hillock protruding through the insulation oxide. Hillock growth can be reduced
by using aluminum alloys such as 96 percent A1, 4 percent Cu, and others.
N. IntermetalOxide
The wafers are loaded into a chemical vapor deposition (CVD) system.
The temperature is raised and allowed to stabilize. Oxygen and silane (4 per-
cent silane in argon) are injected into the system simultaneously and thermally
decomposed to form silicon dioxide which is deposited onto the surface of the
wafers. The system is allowed to cool and the wafers are removed. The wafers
are immediately coated with photoresist and go through the photolithographic
process using mask 7 which is aligned to the pattern on the wafer. BOE is used
to etch the silicon dioxide from the bonding pads and vias. The photoresist is
removed using the metal-compatible photoresist remover.
Care must be taken to avoid overexposure if multilevel metal is being
used. Since the metal on the wafer reflects much more light than any of the
oxides of silicon, the exposure time may need to be reduced. Rounded and
undersized vias for the interconnect may result otherwise.
O. SecondMetallization
The wafers are rinsed thoroughly with DI water after stripping the photo-
resist with a metal-compatible photoresist stripper. Then the sputtering process
used for the first metal is used to deposit the second metal. Afterwards a photo-
resist procedure, as in Paragraph M, is used with mask 8. The metal levels
are then sintered to the silicon wafer and to each other in a low temperature
furnace where a nitrogen ambient is used to prevent the growth of metal oxides.
This sintering procedure not only reduces the series resistance between the
metals and the metals and the silicon wafer, but also removes most of the
charges introduced during the sputtering process.
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P. Passivation
The wafers are again loaded into the CVD system after stripping the
photoresist and rinsing with DI water. The oxide deposition masMng, etching,
and stripping procedure of Paragraph N is repeated using mask 9. This is the
final step of double level metallization process.
Q. MetalLevelVariations
For more than two levels of metal interconnects, Paragraphs O and P
are repeated as necessary using subsequent mask levels. In each case, sintering,
as described in Paragraph O, is performed only after the last metal level has
been deposited. In the case of a single level metallization process, the sintering
is performed after the first level metal deposition.
Vl. CONCLUDINGREMARKS
A. C-MOSProcess
The C-MOS process described in this report has been used successfully
at MSFC to produce IC's which have been functioning reliably in active systems.
Since this C-MOS process has been proven successful at MSFC, it can therefore
be utilized by industry, universities, other NASA centers, and other agencies
of the Government in the production of C-MOS IC's. The process is given in
detail to aid in its utilization, while the explanation is given to aid those
unfamiliar with IC processing toward a general understanding of how and why
certain steps are performed. A detailed explanation of all phases of processing
is not within the scope of this report since many books and papers have been
written on these subjects.
B. MSFCFacility
The brief description of the IC facility at MSFC, given to demonstrate an
overall view of the requirements of IC production, shows the capabilities in
microelectronics which MSFC has in-house. This facility has the capability of
producing many types of IC's other than C-MOS while serving three important
functions for NASA.
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i. Research and Development. Much research and development work is
performed in the Electronics Development Division of MSFC. Technology develop-
ment at the state-of-the-art level of MOS microelectronics is accomplished by
in-house innovation and following closely the trends of the industry. The estab-
lishment and verification of new processes or processing methods are major
tasks of this division. In some cases, new technologies are developed and
verified which are then provided to industry to establish new and improved
products.
2. Education. The training of personnel in NASA, other agencies of
Government, industry, and universities is another major function that is per-
formed. Many personnel in NASA and other governmental agencies have been
trained in microelectronics technology so that they can establish requirements
for industries which supply microcircuits for their applications. Industries
providing devices for NASA applications are required to have their processing
facilities certified by NASA. Other NASA personnel have received training when
such training proved useful in their scope of work. Much written information
has been provided to other NASA centers, governmental agencies, universities,
and industries in addition to training. Tours and informal conferences are often
held for the benefit of industry personnel or for university professors and
students who have a need or desire for information concerning microelectronics.
Research contracts with industries and universities provide another means of
increasing the state of the technology.
3. Circuits. In experiments or direct NASA applications, small
quantities of research and developmental circuits (which are not needed in
sufficient quantities to make them commercially feasible) are produced. These
circuits are specifically designed to meet the user's exact requirements to fulfill
a necessary function. Custom circuits, necessary for the support and completion
of university research contracts and technology performance studies, have been
produced. Specialized circuits have been produced for university professors on
special assignment with NASA for experiments on the physics of semiconductor
devices. In the future, many types of research and development circuits needed
by NASA can be produced to fulfill program goals. These capabilities are the
culmination of a total effort in the Electronics Development Division to possess
the required technology to produce IC's from conceptual design through final
testing.
George C. Marshall Space Flight Center
National Aeronautics and Space Administration
Marshall Space Flight Center, Alabama 35812, July 1978
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APPENDIXA
CHEMICALSOLUTIONSUSEDINC-MOS PROCESS
Several chemical solutions used in the processing of C-MOS IC must be
mixed by the processor. Some of these solutions cannot be readily found in the
mixed form while others should be mixed immediately before use. All chemicals
used in processing should be reagent grade, electronic grade, or equivalent to
prevent contamination of the wafers. Values in parentheses denote concentration
of chemicals used.
SCr -- Sulfuric-Chromic
Stripper
55 g H2SO4 Sulfuric Acid (98%)
1 g CrO 3 Chromic Acid Anhydride --
Crystal (Chromium Trioxide)
Aluminum Etchant
25 cc H3PO 4 Phosphoric Acid (85%)
5 cc CH3COOH Acetic Acid-Glacial (100%)
1 cc HNO3 Nitric Acid (70%)
BOE -- Buffered Oxide
Etchant
5 g NH4F Ammonium Flouride -- Crystal
2 ce HF Hydroflouric Acid (49%)
8 CC H20 Water. (18 M_2)
Hydroflouric Acid
Solution
1 cc HF Hydroflouric Acid (49%)
10 co H20 Water (18 M_)
51
Jacobson's Etchant
25 cc H20 Water (18 M_2)
5 cc HC1 Hydrochloric Acid (37%)
5 cc I-INOs Nitric Acid (70%)
1 cc H2SO 4 Sulfuric Acid (98%)
SP -- Sulfuric Hydrogen
Peroxide Stripper
2 cc HH2SO4 Sulfuric Acid (98%)
1 cc H202 Hydrogen Peroxide (30%)
HC1..H20 Azeothropic
Solution
103 cc HC1 Hydrochloric Acid (37%)
100 ca H20 Water (18 M_2)
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APPENDIXB
SILICONDIOXIDEGROWTHRATES
Silicon dioxide growth rates vary according to several factors, the most
important being silicon crystal orientation, atmosphere, time, and temperature.
The silicon wafers used in the C-MOS process have <100> orientation. Silicon
exposed to a steam atmosphere will oxidize faster than silicon in dry oxygen.
Silicon dioxide will increase in thickness when exposed for longer periods of
time, and the growth rate increases as the temperature of the reaction is
increased. The graphs [9] are of oxide thickness versus time for various
temperatures on <100> orientation silicon wafers in the given atmosphere (Figs.
B-1 and B-2).
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Figure B-1. <100> Si, SiO 2 growth rate curves in dry 02.
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APPENDIXC
BORONITRIDEDIFFUSIONS
Boron nitride (grade A) diffusions are primarily dependent upon time
and temperature. Figure C-1 presents sheet resistivity versus deposition time
at various temperatures. Sheet resistance is defined in units of ohms per
square unit of area ([]) because itis a function of geometry.
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Figure C-1. Boron nitride diffusion curves, sheet resistivity
versus deposition time at various temperatures 55
APPENDIXD
BORONOXIDEDIFFUSIONS
Boron oxide (P+) diffusions are primarily dependent upon time and
temperature. Figure D-1 presents sheet resistivity versus deposition time at
various temperatures. Sheet resistance is defined in units of ohms per square
unit of area (=) because it is a function of geometry.
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Figure D-1. Boron oxide diffusion curves, sheet resistivity versus
deposition time at various temperatures, boron oxfde.
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APPENDIXE
OXIDEETCHRATES
Silicon dioxide can be etched by hydroflouric acid which is the main
ingredient in most oxide etchants. The two oxide etchants containing HF used in
this C-MOS process are the HF solution and the buffered oxide etchant described
in Appendix A. HF solution is used when careful control of the thickness of oxide
to be etched is required. At 294°K (21°C), HF solution etches at approximately
0.5 nm/s. Buffered oxide etchant is used at 323°K (50°C) for the contact cutout
etch to produce "controlled undercutting" needed to make smooth slopes in the
oxide so crossing metal interconnects will not encounter abrupt edges. The
etch rate versus temperature is given in Figure E-1.
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Figure E-1. Silicon Dioxide Etch Rate Versus Temperature
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